

FIG. 1



TIMING GENERATION CIRCUIT (TIMING EDGE GENERATION UNIT)








FIG. 3



	_		_					
•	DOWN COUNTER		MAXIMUM TIMING DELAY		SysCLK(2 ^m -1),m-1···m		SysCLK(2 ^M -1),1≦M≦2m	
			PHASE BIT NUMBER NUMBER /PHASE		Ħ		2m	
			PHASE NUMBER		4		2	
	TMM		MEMORY DEPTH	(10 NOWOLN)	u		n/2	
			SET DATA BIT WIDTH	н			2m	
		TOTAL LATOR	TOTAL LATCH NUMBER		п×п		n/2×2m	
				STANDARD DELAY	TG (mode=0)		(mode=1)	







FIG. 6






FIG. 7




FIG. 8





FIG. 9



bm-1 b2/4m-1 bm/2-1 bm/4-1 b0





FIG. 11



TIMING GENERATION CIRCUIT (TIMING EDGE GENERATION UNIT)

FIG. 12

